Notice of References Cited Application/Control No. O9/939,716 Page 1 of 1 Applicant(s)/Patent Under Reexamination YONENAGA ET AL. Art Unit Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,543,952	08-1996	Yonenaga et al.	398/185
*	В	US-5,644,664	07-1997	Burns et al.	385/2
*	C	US-5,917,638	06-1999	Franck et al.	398/201
	۵	US-			
	ш	US-			
	щ	US-			
	G	US-			
	Ξ	US-			
	ı	US-			
	J	US-			
	к	US-			
	٦	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

TOTALIST POODILITO						
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
"		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	υ	Chapter 7, Introduction to CMOS design, by Eitienne Sicard, National Institute of Applied Sciences, Department of Ele. & Comp. Engineering, (http://www.esng.dibe.unige.it/Projects/Netpro/PagineLocali/micro/doc/ch7i.PDF), Copyrighted 1997, 2001.					
	V						
	w						
	х						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.